
W9412G6IH
5. PIN DESCRIPTION
PIN NUMBER
28 ? 32,
35 ? 41
26, 27
2, 4, 5, 7, 8, 10,
11, 13, 54, 56, 57,
59, 60, 62, 63, 65
16,51
PIN
NAME
A0 ? A11
BA0, BA1
DQ0 ?
DQ15
LDQS,
UDQS
FUNCTION
Address
Bank Select
Data Input/ Output
Data Strobe
DESCRIPTION
Multiplexed pins for row and column address.
Row address: A0 ? A11.
Column address: A0 ? A8. (A10 is used for Auto-precharge)
Select bank to activate during row address latch time, or
bank to read/write during column address latch time.
The DQ0 – DQ15 input and output data are synchronized
with both edges of DQS.
DQS is Bi-directional signal. DQS is input signal during write
operation and output signal during read operation. It is Edge-
aligned with read data, Center-aligned with write data.
Disable or enable the command decoder. When command
24
23, 22, 21
20, 47
45, 46
CS
RAS ,
CAS , WE
LDM, UDM
CLK ,
CLK
Chip Select
Command Inputs
Write Mask
Differential Clock
Inputs
decoder is disabled, new command is ignored and previous
operation continues.
Command inputs (along with CS ) define the command
being entered.
When DM is asserted “high” in burst write, the input data is
masked. DM is synchronized with both edges of DQS.
All address and control input signals are sampled on the
crossing of the positive edge of CLK and negative edge of
CLK .
CKE controls the clock activation and deactivation. When
44
CKE
Clock Enable
CKE is low, Power Down mode, Suspend mode, or Self
Refresh mode is entered.
49
V REF
Reference Voltage V REF is reference voltage for inputs.
1, 18, 33
34, 48, 66
V DD
V SS
Power (+2.5V)
Ground
Power for logic circuit inside DDR SDRAM.
Ground for logic circuit inside DDR SDRAM.
3, 9, 15, 55, 61
V DDQ
Power (+2.5V) for Separated power from V DD , used for output buffer, to
I/O Buffer improve noise.
6, 12, 52, 58, 64
14, 17, 19, 25,
42, 43, 50, 53
V SSQ
NC
Ground for I/O
Buffer
No Connection
Separated ground from V SS , used for output buffer, to
improve noise.
No connection (NC pin should be connected to GND or
floating)
Publication Release Date: Sep. 16, 2009
-7-
Revision A06